Ciriani, Valentina and Cordone, Roberto (2007) An Approximation Algorithm for Fully Testable kEP-SOP Networks. Technical Report del Dipartimento di Informatica . Università di Pisa, Pisa, IT.
PDF (GZip) - Published Version Available under License Creative Commons Attribution No Derivatives. Download (232Kb) |
Abstract
Multi-level logic synthesis yields much more compact expressions of a given Boolean function with respect to standard two-level sum of products (SOP) forms. On the other hand, minimizing an expression with more than two-levels can take a large time. In this paper we introduce a novel algebraic four-level expression, named k-EXOR-projected sum of products (kEP-SOP) form,whose synthesis can be performed in polynomial time with an approximation algorithm starting from a minimal SOP.Our experiments show that the resulting networks can be obtained in very short computational time and often exhibit a high quality. We also study the testability of these networks under the Stuck-at-fault model, and show how fully testable circuits can be generated from them by adding at most a constant number of multiplexer gates. Experimental results show the effectiveness of this method both for four-level logic and general multi-level logic synthesis.
Item Type: | Book |
---|---|
Uncontrolled Keywords: | Logic Synthesis |
Subjects: | Area01 - Scienze matematiche e informatiche > INF/01 - Informatica |
Divisions: | Dipartimenti (until 2012) > DIPARTIMENTO DI INFORMATICA |
Depositing User: | dott.ssa Sandra Faita |
Date Deposited: | 09 Dec 2014 13:11 |
Last Modified: | 09 Dec 2014 13:11 |
URI: | http://eprints.adm.unipi.it/id/eprint/2174 |
Repository staff only actions
View Item |