FPGA/DSP-based Implementation of a High-Performance Multi-Channel Counter

F. Baronti, A. Lazzeri, R. Roncella, R. Saletti
Dip. Ingegneria dell’Informazione: Elettronica, Informatica, Telecomunicazioni
Università di Pisa, Via G. Caruso 16, I-56122 Pisa (Italy)

Abstract
A high-performance configurable multi-channel counter is presented. The system has been implemented on a small-size and low-cost Commercial-Off-The-Shelf (COTS) FPGA/DSP-based board, and features 64 input channels, a maximum counting rate of 45 MHz, and a minimum integration window (time resolution) of 24 µs with a 23 b counting depth. In particular, the time resolution depends on both the selected counting bit-depth and the number of actually used channels: indeed, with a 8 b counting depth, the time resolution reaches the value of 8 µs if all the 64 input channels are enabled, whereas it lowers to 378 ns if only 2 channels are used. Thanks to its flexible architecture and performance, the system is suitable in highly demanding photon counting applications based on SPAD arrays, as well as in many other scientific experiments. Moreover, the collected counting results are both real-time processed and transmitted over a high-speed IEEE 1394 serial link. The same link is used to remotely set up and control the entire acquisition process, thus giving the system a even higher degree of flexibility. Finally, a theoretical model which immediately provides the overall system performance is described. The model is subsequently validated by the reported test results.

Key words: Counting circuits, Digital measurements, Digital signal processors, Digital systems, Field programmable gate arrays

1. Introduction
A multi-channel counter is an electronic system which is able to count the number of digital pulses detected on each input channel in a given time integration window.

Such a system plays a key role in many scientific and industrial set-ups and, most of all, in photon counting applications based on single-photon avalanche diode (SPAD) arrays. For instance, the number of photons collected by an element of the SPAD array in astronomical observation experiments is related to the luminance of the celestial surface focused on that particular element. Since a SPAD generates a digital pulse for each detected photon, the astronomical image can be displayed on a screen by mapping the counting result into the brightness of a pixel [15]. As a consequence, the quality of these experiments strongly depends on the performance of the involved pulse-counting system [9], i.e. the number of input channels, the minimum time integration window width (that is the highest time resolution) and the maximum input pulse rate.

In the last few years SPADs performance has been greatly improved [3], thanks to the development of high-speed quenching circuits [17] and the successful implementation in CMOS technology [10], [8]. For this reason, high performance pulse counters are needed to make the exploitation of these new devices possible and to significantly improve the applications in which they are used.

Nowadays there are several commercial counters...
that best meet the requirements of these killer-applications. In particular, besides the basic function of counting the incoming pulses, they are also able to process the collected results in real-time, thus significantly extending their field of use. However, since they are mainly based on ASICs, they are very expensive and only suitable to large volume applications.

In this paper, we present a high performance and low-cost 64-channel pulse-counting system, which has been implemented on a Commercial-Off-The-Shelf (COTS) FPGA/DSP-based board. A basic and brief description of it has been given in [1]. Here, we provide an expanded and more general theoretical analysis of the counting architecture, which can be a valuable and general tool for designing multi-channel counters. Besides, a larger experimental characterization of our system is reported and its performance is compared with state-of-the-art counterparts. It results that the proposed approach is very appealing because of its competitive performance [4], [6], along with small-size and low-cost [13], [7].

The main feature of this counting system is its flexible architecture. This allows us to easily vary the counter parameters and to adapt them to the different application requirements. For instance, the width of the integration window can vary in an extremely wide range, from few microseconds to some hundreds of milliseconds, with a step size of few nanoseconds. This is particularly useful in astronomy, since it allows to observe fast and slow phenomena, with either high or low luminescence. Moreover, the width of the integration window determines the time interval between two consecutive images, i.e. the frame rate of the imaging system, and hence the time-resolution with which the experiment is observed.

The counter can operate in a continuous mode, where a long term acquisition without dead-times between two consecutive integration windows is performed. It is also capable to process in real-time the acquired data for filtering or other elaboration. Then, it sends both the raw counting data and the processed results over a IEEE 1394 network [5] for recording and further off-line processing. As an example, Figure 1 shows a typical application scenario, in which the counter is used for astronomical observations.

A high degree of flexibility is obtained by allowing a remote user to set up and control the entire acquisition process. Indeed, it is possible to choose the width of the integration window from 8 µs to 186 ms with a step size of 11 ns, the counting depth from 8 to 23 b, the acquisition mode (continuous or triggered by a dedicated input signal) and – in the case of triggered acquisition – also the post-trigger delay and the acquisition length. Moreover, the time resolution of the measurements depends on both the number of channels used and the counting depth selected. In particular, if only 2 channels are enabled, a resolution of 378 ns with a 8 b counting depth is achievable.

Going into more details, the board used (Orsys MicroLine C6713Compact [11]) features a 1 M gate Xilinx Virtex-II Field Programmable Gate Array (FPGA) [16], a 225 MHz floating point Texas Instruments TMS320C6713 Digital Signal Processor (DSP) [14], a general purpose Texas Instruments TSB12LV32 Link-Layer Controller (LLC) [14] and a high-speed IEEE 1394 serial interface [5] (see Figure 2). The 32 b DSP External Memory IF (EMIF) Data Bus is connected to both the FPGA and the LLC. The FPGA also receives a 90 MHz clock source from the DSP EMIF. The LLC manages both the isochronous and the asynchronous transactions of the IEEE 1394 bus [5] by means of the Data Mover and µController interfaces respectively, as shown in Figure 2. The Orsys MicroLine Connector routes the 64 input channels directly to the FPGA, which implements the acquisition and counting logic. Whenever a packet of counting results is ready, the FPGA sends it to the DSP and to the LLC µController IF, so that the processed data can be transmitted over the IEEE 1394 asynchronous link.
2. System Design Considerations

A counter array is generally characterized by the following parameters: the number of input channels $N_C$, the maximum value $f_{IN\text{max}}$ of the incoming pulse-rate $f_{IN}$, the width $T_W$ of the time integration window in which the pulses are accumulated, and the maximum counting bit-depth $L_C$ available for each channel. These parameters are set according to the specific application in which the system is used.

In particular, the time integration window is often required to vary in an extremely wide range, from microseconds to hundreds of milliseconds. The upper bound $T_{W\text{max}}$ of this range is related to $L_C$ and $f_{IN\text{max}}$ by the following equation

$$L_C = \lceil \log_2(T_{W\text{max}} \cdot f_{IN\text{max}}) \rceil.$$  \hspace{1cm} (1)

The greater $T_{W\text{max}}$ and $f_{IN\text{max}}$ are, the more logic resources on the FPGA are needed to implement each channel counter. As a consequence, being the available resources limited by the chosen implementation platform, the maximum number of channels is constrained by the desired $T_{W\text{max}}$ and $f_{IN\text{max}}$ values.

Since a smaller $T_W$ value produces a larger measured data rate, the lower bound of it depends both on the available bandwidth between FPGA and DSP and on the maximum input bit-rate sustainable by the DSP for real-time processing. In particular, given the hardware platform, the minimum $T_W$ depends on how the available bandwidth is used and how complex is the DSP firmware. Thus, the main design challenge and goal is to address these issues and to reach the minimum integration window possible, i.e. the maximum system time resolution.

To this end, data formatting is an important issue. Let us assume $16 < L_C \leq 32$, as usually happens in many commercial counters. Let also $L$ be the number of bits actually used to represent each result, thus it is $L \leq L_C$. Since the DSP handles 32 b data, we may format — when it is possible — more than a single result in a 32 b word. Indeed, if $L = L_C$, then each 32 b word can hold a single result only, so that the data format must be $1 \times 32$ b. Instead, if $L = 16$ or $L = 8$, then 2 or 4 consecutive results may be packed in a 32 b number respectively, i.e. a $2 \times 16$ b or a $4 \times 8$ b data format is adopted.

For each of these data formats, the DSP receives a data packet consisting of $N_C\ 32$ b-words every $T_W$, $2T_W$ or $4T_W$ respectively. In order to sustain real-time data processing, the DSP must process each data packet before the next one is ready. Generally, the time needed by the DSP to process a packet depends on the packet data format, and increases with the number of counter readings contained in it. For this reason, even if a compacted data formatting improves the bandwidth allocation between FPGA and DSP, this technique does not guarantee an improvement of the minimum $T_W$ possible. A better system time resolution is only achieved under particular circumstances, as outlined by the following remarks.

For each of the above mentioned data formats, let $B_{32}$, $B_{16}$ and $B_8$ respectively be the highest input bit-rate sustainable by the DSP in real-time. As explained above, the amount of processing needed to extract the single count results from a compacted data packet makes

$$B_{32} > B_{16} > B_8.$$ \hspace{1cm} (2)

The values of $B_{32}$, $B_{16}$ and $B_8$ are determined once the FPGA is hardware programmed for the given number of input channels $N_C$ and the DSP is programmed for the real-time processing requested by the application.

Using the $1 \times 32$ b data format, real-time processing is possible only if

$$32 \cdot N_C \leq B_{32},$$ \hspace{1cm} (3)

that is

$$T_W \geq \frac{32 \cdot N_C}{B_{32}} \equiv T_{W32}.$$ \hspace{1cm} (4)

In other words, $T_{W32}$ is the minimum allowed value of $T_W$ when the $1 \times 32$ b data format is used.
In the same way, using the $2 \times 16$ b data format we must have
\[
\frac{32 \cdot N_C}{2T_W} \leq B_{16},
\]
that means
\[
T_W \geq \frac{16 \cdot N_C}{B_{16}} \equiv T_{W16}.
\]
Comparing (6) to (4), the system time resolution improves only if $T_{W16} < T_{W32}$, i.e. only if $B_{32} < 2B_{16}$.

Finally, using the $4 \times 8$ b data format, real-time processing is possible only if
\[
\frac{32 \cdot N_C}{4T_W} \leq B_{8},
\]
i.e. only if
\[
T_W \geq \frac{8 \cdot N_C}{B_{8}} \equiv T_{W8}.
\]
Again, comparing (8) to (6), the system resolution improves only if $T_{W8} < T_{W16}$, i.e. only if $B_{16} < 2B_{8}$.

In conclusion, packing 2 or 4 results in a single $32$ b data format, real-time processing is possible only if

\[
B_{32} < 2B_{16} < 4B_8.
\]

The main design goal is thus to satisfy (9).

Let us assume (9) is satisfied. It is now interesting to see if a generic working condition $(T_W, f_{IN})$ will lead to counters saturation once the data format, i.e. the value of $L = L_C, 16, 8$ is chosen. In the log-log plane $(T_W, f_{IN})$ we can plot the curves given by (see Figure 3):

\[
\begin{align*}
\gamma_C : & \quad T_W \cdot f_{IN} = 2^{L_C} \\
\gamma_{16} : & \quad T_W \cdot f_{IN} = 2^{16} \\
\gamma_8 : & \quad T_W \cdot f_{IN} = 2^8
\end{align*}
\]

The curve $\gamma_C$ represents those pairs $(T_W, f_{IN})$ which exactly cause $L_C$ bits-wide counting results. In the same way, the curves $\gamma_{16}$ and $\gamma_8$ represent those pairs which cause exactly 16 and 8 bits-wide counting results respectively.

If the input parameter pair $(T_W, f_{IN})$ sets a point above $\gamma_C$, the counter will saturate. Instead, if the array works below $\gamma_C$, we will have three different cases:

- if $L = L_C$, it must be $T_W \geq T_{W32}$, and saturation will never occur;
- if $L = 16$, it must be $T_W \geq T_{W16}$, and we have to consider $\gamma_{16}$: saturation will only occur above it, and not below it;
- if $L = 8$, it must be $T_W \geq T_{W8}$, and we have to consider $\gamma_8$: saturation will only occur above it, and not below it.

As a consequence, the plane $(T_W, f_{IN})$ is partitioned into twelve zones, named $A_{jk}$ ($j = 1, \ldots, 4$; $k = 1, \ldots, 3$) as shown in Figure 3. The data formats available in each zone and the related saturation occurrence are summarized in Table 1.

Finally, the same diagram extended up to show $T_{W\text{max}}$ is reported in Figure 4. This diagram resumes the above theory and gives an immediate view of the performance obtainable by the system for different input parameters. In particular, Figure 4 gives:

- the narrowest $T_W$ for a given $f_{IN}$;
- the highest $f_{IN}$ for a given $T_W$.
Consider, for instance, the first point. Let $f_{\text{INC}}$, $f_{\text{IN16}}$ and $f_{\text{IN8}}$ be the values of $\gamma_C$, $\gamma_{16}$ and $\gamma_8$ at $T_{W32}$, $T_{W16}$ and $T_{W8}$ respectively. From 10 we have:

$$
\begin{align*}
    f_{\text{INC}} &= \frac{2^{32}}{T_{W32}} = \frac{2^{32}}{32} \frac{B_{32}}{N_C} \\
    f_{\text{IN16}} &= \frac{2^{16}}{T_{W16}} = \frac{2^{16}}{16} \frac{B_{16}}{N_C} \\
    f_{\text{IN8}} &= \frac{2^8}{T_{W8}} = \frac{2^8}{8} \frac{B_8}{N_C}
\end{align*}
$$

If $f_{\text{IN}} \leq f_{\text{IN8}}$ then the narrowest integration window is $T_{W8}$ and is obtained with a $4 \times 8$ b data format. Instead, if $f_{\text{IN8}} < f_{\text{IN}} \leq f_{\text{IN16}}$ then the narrowest window is $T_{W16}$ and is obtained with a $2 \times 16$ b data format. Finally, if $f_{\text{IN16}} < f_{\text{IN}} \leq f_{\text{INC}}$ then the narrowest window is $T_{W32}$ and is obtained with a $1 \times 32$ b data format. For $f_{\text{IN}} > f_{\text{INC}}$ every working condition ($T_{W}, f_{\text{IN}}$) will lead to counters saturation. However, it should be noted that the input parameter pairs that represent a real working condition are those with $f_{\text{IN}} \leq f_{\text{INmax}}$ and with $T_{WS} \leq T_{W} \leq T_{Wmax}$.

3. FPGA Architecture

The FPGA architecture consists of two main modules: the Data Processing Module (DPM) and the Data Mover Port IP Core (DMPORT), which is an IP module provided by Orsys [11]. The DMPORT is directly connected to the LLC Data Mover Interface, which manages the IEEE 1394 isochronous data transfers, as shown in Figure 5. The DPM consists of the $N_C$ Channel Modules (ChMs) and the DPM Control Module (DCM).
of milliseconds with the clock cycle time as the narrowest step. In this way, \( T_W \) can reach \( T_{W_{\text{max}}} = 2^{24}/f_{\text{CLK}} \approx 186 \text{ ms} \), with a \( 1/f_{\text{CLK}} \approx 11 \text{ ns} \) step size.

A conventional two flip-flop synchronizer (in which the first flip-flop is asynchronously reset by the second one) provides the synchronization of the incoming events in each ChM. For this reason, the maximum frequency of the synchronized signal which drives the counter is \( f_{\text{CLK}}/2 = 45 \text{ MHz} \). Incoming asynchronous events with a pulse rate \( f_{\text{IN}} > f_{\text{CLK}}/2 \) are not recognized by the system, thus \( f_{\text{IN}_{\text{max}}} = f_{\text{CLK}}/2 \). As a consequence, being \( T_{W_{\text{max}}} = 2^{24}/f_{\text{CLK}} \), we have from (1) \( L_C = 23 \). In other words, the highest achievable count result is \( 2^{23} \), so that a 23 b counter is implemented in each ChM.

Finally, the ChM Formatter prepares the related 32 b output word according to the chosen data format. In particular, should the count exceed the maximum representable value, the result is fixed to that value, avoiding the counter roll-over and the transmission of wrong results.

4. DSP Firmware

The DSP provides the real-time data processing and the board communication to the external world. It receives the acquisition setting and control commands from the remote user by means of the IEEE 1394 asynchronous link, and sets up the DPM and the DMPORT. Moreover, the same link is used to periodically send back to the user the results obtained during the real-time processing.

The DSP main program manages the asynchronous transfers by means of a callback functions queue, i.e. a pointer-to-function queue implemented in the DSP internal memory. Whenever the LLC has to interact with the processor, it triggers an interrupt request. Once started, the related Interrupt Service Routine (ISR) reads the LLC interrupt code and inserts in the callback queue a pointer to that specific function which performs the operations requested by the LLC. However, this function is not immediately called, and the main program continues its normal execution when the ISR returns. It is up to the main program to periodically check the callback queue and, if it is not empty, to extract the first pointer and call the pointed callback function.

The packet transfers from FPGA to DSP are managed in background by the processor Enhanced DMA (EDMA), using a Ping-Pong buffering approach. Two buffers are allocated in the internal processor memory. Each of them is able to store \( M \) incoming packets. While one buffer is filled by the EDMA, the other is processed by the DSP, and vice versa. In particular, the EDMA continuously listens to the interrupt requests coming from the DPM. Whenever the DPM triggers a request, the EDMA downloads a new packet. Finally, when one of the two buffers is filled, the EDMA triggers an interrupt request to the processor. The related ISR simply tells the main program which of the two buffers is ready to be processed, by setting an appropriate flag. Again, it is up to the main program to periodically check this flag and start the buffer processing if the flag is set.

Anytime the DSP is interrupted, it spends a fixed amount of time to set up the ISR and another time to execute it, the amount of which is variable and depends on the interrupt routine complexity. Therefore, the body of each ISR should be rather small, in order to reduce the time during which the main program execution is suspended.

In our real-time system, the critical code section is represented by the Ping-Pong buffer processing routines. Let \( T_{\text{PRC}} \) be the time needed by the DSP to process a single packet, and let \( T_{\text{PKT}} = T_W \cdot F \) be the lifetime of each packet, where \( F \) – according to the data format chosen – is the number of consecutive results in each 32 b ChM output word, i.e. 1, 2 or 4. In order to sustain real-time data processing we must obviously have

\[
T_{\text{PKT}} > T_{\text{PRC}}. \tag{12}
\]

Let \( T_{\text{ISR}} \) be the time needed by the DSP to handle an EDMA interrupt request. Since the EDMA interrupts the processor just when a buffer is filled, the DSP must complete the ISR and process an entire buffer before the next EDMA interrupt occurs. As a consequence, we must have

\[
T_{\text{ISR}} + M \cdot T_{\text{PRC}} < M \cdot T_{\text{PKT}}, \tag{13}
\]

hence, by (12),

\[
M > \frac{T_{\text{ISR}}}{T_{\text{PKT}} - T_{\text{PRC}}}. \tag{14}
\]

Moreover, if one or more LLC interrupt requests occur while processing a buffer, we have also to consider the overall time \( \tau \) spent by the processor to handle the callback queue. Hence

\[ \frac{T_{\text{ISR}}}{T_{\text{PKT}} - T_{\text{PRC}}}. \]
\[ M > \frac{T_{\text{ISR}} + \tau}{T_{\text{PKT}} - T_{\text{PRC}}} . \]  

(15)

It is worth noting that the LLC interrupt requests should never be disabled, otherwise the callback queue layer – as the asynchronous link itself – would fail. This means that it is not possible to guarantee \( \tau = 0 \).

The real-time processing routines are entirely application-dependent. We chose to implement a medium-complex algorithm, with a complexity of 200-650 elementary instructions per packet depending on the data format, in order to estimate the performance of our system when used in a particular application. This algorithm performs, for each channel, a periodic accumulation of the counting results coming from the FPGA, and stores the accumulated data in a dedicated Accumulation Buffer. This buffer is allocated in the internal DSP memory, and it is \( N_C \times 32 \) b wide. Every time \( P \cdot M \) packets have been processed (i.e. Ping and Pong buffers have been processed \( P \) times), the Accumulation Buffer is uploaded to the user by means of the asynchronous link. To do this, the transfer between the DSP and the LLC \( \mu \)Controller IF is carried out in background by the processor Quick DMA (QDMA). Then the Accumulation Buffer is re-initialized and the algorithm restarts. In this way, the DSP performs a further integration of the counting values in a window \( T_{\text{ACC}} = P \cdot M \cdot T_W \cdot F \).

Once the user has set \( T_W \) and \( F \), the value of \( P \) is chosen by the DSP to have for \( T_{\text{ACC}} \) the smallest value greater than 100 ms. Figure 7 shows the main program flow-diagram that the DSP executes.

### 5. Design Implementation

The FPGA was designed with the Xilinx ISE Foundation development system [16]. With \( N_C = 64 \), the FPGA logic resources occupation is 97\%. Table 2 reports the occupation statistics for both the entire design and every single module.

It is worth noting that the entire design has an equivalent gate count larger than the number of gates available in the FPGA. Indeed, the synthesis was forced to map as many logic functions as possible in the internal FPGA RAM Blocks, to fit the design in the target device. Moreover, the total slice count is much lower than the sum of each module slice count, since many slices are shared between two or more modules. The same happens to LUTs. However, the values reported give a good comparative figure of the complexities of the different modules.

As far as the DSP firmware is concerned, the time-to-completion of the critical code section has been optimized by letting the compiler unroll the Ping-Pong buffer processing loop \( M \) times. In particular, in order to determine the value of \( M \), we measured...
both the time spent by the DSP to process a single 32 b channel word – obtaining the values reported in the first section of Table 3 – and the average time needed to handle the callback queue and the DMA interrupt requests – obtaining a value of about 16 µs for each main program cycle. In this way, M has been chosen as a compromise between (15) and the DSP memory allocation, since its value determines the size of both the Ping-Pong buffer and the unrolled code section. As a good trade-off, we set M = 16, thus obtaining the values reported in the second section of Table 3.

Using the average channel processing time values reported in Table 3, the values of B32, B16 and B8 can be estimated as follows:

\[
\begin{align*}
B_{32} &= \frac{M \cdot N_C \cdot 32}{(M \cdot N_C \cdot 345 \cdot 10^{-3} + 16) \mu s} \\
B_{16} &= \frac{M \cdot N_C \cdot 32}{(M \cdot N_C \cdot 389 \cdot 10^{-3} + 16) \mu s} \quad (16) \\
B_8 &= \frac{M \cdot N_C \cdot 32}{(M \cdot N_C \cdot 461 \cdot 10^{-3} + 16) \mu s}
\end{align*}
\]

thus obtaining

\[
\begin{align*}
B_{32} &\simeq 88.73 \text{ Mbps} \\
B_{16} &\simeq 79.09 \text{ Mbps} \\
B_8 &\simeq 67.14 \text{ Mbps}
\end{align*}
\]

These values satisfy (9). Moreover, according to (4), (6) and (8) we have:

\[
\begin{align*}
T_{W32} &\simeq 23.1 \mu s \\
T_{W16} &\simeq 13 \mu s \\
T_{W8} &\simeq 7.6 \mu s
\end{align*}
\]

Finally, from (17) and (11) we also have:

\[
\begin{align*}
f_{IN16} &\simeq 5.06 \text{ GHz} \\
f_{INS} &\simeq 33.57 \text{ MHz}
\end{align*}
\]

Table 3
DSP critical code section statistics (N_C = 64, M = 16).

<table>
<thead>
<tr>
<th>Data Format</th>
<th>Channel Processing Time [ns]</th>
<th>Buffer Processing Time [µs]</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Min</td>
<td>Avg</td>
</tr>
<tr>
<td>4 x 8 b</td>
<td>459</td>
<td>461</td>
</tr>
<tr>
<td>2 x 16 b</td>
<td>388</td>
<td>389</td>
</tr>
<tr>
<td>1 x 32 b</td>
<td>345</td>
<td>345</td>
</tr>
</tbody>
</table>

\(f_{INmax}\) can easily be traced on the diagram reported in Figure 4.

6. Test

The multi-channel counter has been tested by connecting the board to a Linux PC with an IEEE 1394 standard cable [2]. A user interface developed in C++ allows the user to choose and send to the DSP the acquisition parameters, to monitor the accumulation data coming from the DSP every \(T_{ACC}\) seconds, and to store on the hard-disk each data packet coming from the FPGA. The counter-array channel inputs have been connected to a waveform generator that provides the input pulses to be counted.

Several experiments have been carried out, by changing the input parameters (input data rate and integration window) and reading the counted results. The experimental tests confirm the expected system performance. In particular, the actual values \(\hat{T}_{W32}, \hat{T}_{W16}\) and \(\hat{T}_{W8}\) for the minimum integration windows have been measured. The values are the following

\[
\begin{align*}
\hat{T}_{W32} &\simeq 24 \mu s \\
\hat{T}_{W16} &\simeq 14 \mu s \\
\hat{T}_{W8} &\simeq 8 \mu s
\end{align*}
\]

and they are very close to those given by (18).

In conclusion, we can state that the innovative and flexible architecture adopted makes this 64 channel counter array capable of acquiring and counting incoming events with the following correspondence between the highest time resolution and the maximum counting depth: 8 µs - 8 b, 14 µs - 16 b, and 24 µs - 23 b. In particular, for a given pair \((T_W, f_{IN})\) with \(f_{IN} \leq f_{INmax}\) and \(T_W \leq T_{Wmax}\), the diagram in Figure 4 let us immediately know the allowed bit depths and the possibility of count saturation.

In order to further show the power of the architecture used, the system has also been implemented and tested for a lower number of channels, i.e. for \(N_C = 32, 16, 8, 4, 2\). The results are reported in the first section of Table 4. It is worth noting that, as \(N_C\) decreases from 64 to 32, \(M\) increases from 16 to 32, so that the Ping-Pong buffer size remains the same, whereas the unrolled code section size doubles. Instead, as \(N_C\) decreases from 32 to 16, \(M\) cannot be further increased from 32 to 64, since the size of the unrolled code section would become too large to fit in the DSP internal memory. The same happens in
channels and increasing the value of $M$, the overall performance increases. In particular, the system is able to reach the maximum time resolution of 378 ns, when configured for only 2 channels.

Moreover, we disabled the real-time processing routines and measured the system performance in the two cases for $N_C = 64$ and $N_C = 2$. In these cases, the DSP only handles the out-board communications, by configuring the DFM and the DM-PORT with the acquisition parameters supplied by the remote user, and it is not asked to execute any processing algorithm. This set up is very similar to the typical working condition of many commercial counters, for which real-time processing, if any, is provided only by the remote PC and not by on-board resources. The results are reported in the second section of Table 4. It is worth noting that, with only 2 channels, a value of 88 ns for the time resolution is achieved.

Let us now compare this counting system with other state-of-the-art counters. To the best of our knowledge, this is the only implementation of a general purpose and flexible multi-channel counter based on COTS components, like FPGAs or DSPs. Most advanced counters are generally based on ASICs designed to satisfy the specific requirements of the targeted application. Usually they feature very high time resolutions thanks to integrated Time-to-Digital Converters (TDC). This is paid in terms of high development times and costs and very low flexibility. Also, their performance parameters are related to the specific application they are designed for, and result rather inhomogeneous from counter to counter. As a consequence, it is first necessary to extract form the performance reported in their datasheets a set of parameters like the one used in our analysis, in order to set-up an effective comparison.

As a significant example, let us consider one of the most advanced commercial counters for photon counting applications [12]. From its features we extracted the following equivalent parameters: $N_C = 2$, $T_{W_{\text{min}}} = 260$ ns, $T_{W_{\text{max}}} = 33$ µs, 4 µs $T_W$ step size, $f_{\text{IN}_{\text{max}}} = 10$ MHz, $L = 16$, no real-time processing which is performed by an external PC. It can be noted that our counter, configured with $N_C = 2$, $L = 16$, and without any on-board processing to make a fair comparison, can reach a lower $T_W$.

Instead, the outstanding $T_W$ step size feature is significantly lower than ours, thanks to a dedicated internal TDC. However, the comparison demonstrates that our counting system shows comparable performance with the state-of-the-art multi-channel counters and adds to them the flexibility that makes it adaptable to many different applications and configurations. Furthermore, the use of programmable COTS hardware makes possible to build a reconfigurable counting system, the parameters of which could be adapted on-the-fly to the application requirements.

### 7. Conclusion

A high-performance architecture for multi-channel counter implementation has been presented. It is a flexible architecture where the computing power provided by a DSP is joined to an efficient synthesis of the counting logic on an FPGA. The proposed system features up to 64 input channels and is able to acquire incoming events with a pulse rate up to 45 MHz.

The main feature of this counter is the flexibility, that allows us to choose the width of the time integration window between 8 µs and 186 ms with a step size of 11 ns, and a counting depth of 8, 16 or 23 b. The acquisition mode can be continuous or triggered by a dedicated input signal, for which the post-trigger delay and the acquisition length can be set. In any case, the counter results are real-time processed to realize a further integration step over consecutive windows, and the count results are uploaded on an external PC. If the counter is programmed to manage only 2 channels, the minimum integration window width – i.e. the system time resolution – lowers to 378 ns. The counter is realized with COTS programmable hardware and could be

<table>
<thead>
<tr>
<th>Real-time processing</th>
<th>$N_C$</th>
<th>$M$</th>
<th>$\bar{T}_W$</th>
<th>$\bar{T}_{W16}$</th>
<th>$\bar{T}_{W32}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>enabled</td>
<td>64</td>
<td>16</td>
<td>8 µs</td>
<td>14 µs</td>
<td>24 µs</td>
</tr>
<tr>
<td></td>
<td>32</td>
<td>4</td>
<td>4 µs</td>
<td>12 µs</td>
<td></td>
</tr>
<tr>
<td></td>
<td>16</td>
<td>5</td>
<td>2 µs</td>
<td>6 µs</td>
<td></td>
</tr>
<tr>
<td></td>
<td>8</td>
<td>0</td>
<td>1 µs</td>
<td>3 µs</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>93</td>
<td>789 ns</td>
<td>2.1 µs</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>95</td>
<td>378 ns</td>
<td>1.4 µs</td>
<td></td>
</tr>
<tr>
<td>disabled</td>
<td>64</td>
<td>16</td>
<td>2.7 µs</td>
<td>5.4 µs</td>
<td>10.5 µs</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>95</td>
<td>88 ns</td>
<td>189 ns</td>
<td>378 ns</td>
</tr>
</tbody>
</table>

Table 4

Maximum system performance.
designed to be reconfigurable on-the-fly, by adapting its parameters to the application needs.

The raw counting and the processed results are transmitted over a high-speed IEEE 1394 serial link, for remote data recording and off-line processing. A remote user controls the acquisition parameters with commands uploaded over the same link, by means of a user interface on the external PC.

Finally, a theoretical model which allows us to calculate the overall system performance has been provided. This model is validated by test results, and can easily be reused for every other FPGA/DSP-based counter array.

A comparison with state-of-the-art multi-channel counters shows that the performance obtained is comparable, but the flexible architecture and the theoretical model developed allow the designer to efficiently adapt our counter to many applications which differ for number of channels, time integration window, input data rate and amount of real-time processing requirements.

References