FPGA/DSP-based Implementation of a High-Performance Multi-Channel Counter

Baronti, Federico and Lazzeri, Andrea and Roncella, Roberto and Saletti, Roberto (2009) FPGA/DSP-based Implementation of a High-Performance Multi-Channel Counter. Journal of Systems Architecture, 55 (5-6). pp. 310-316. ISSN 1383-7621

Preview

PDF Download (807Kb) | Preview

Abstract

A high-performance configurable multi-channel counter is presented. The system has been implemented on a small-size and low-cost Commercial-Off-The-Shelf (COTS) FPGA/DSP-based board, and features 64 input channels, a maximum counting rate of 45 MHz, and a minimum integration window (time resolution) of 24 μs with a 23 b counting depth. In particular, the time resolution depends on both the selected counting bit-depth and the number of acquisition channels: indeed, with a 8 b counting depth, the time resolution reaches the value of 8 μs if all the 64 input channels are enabled, whereas it lowers to 378 ns if only 2 channels are used. Thanks to its flexible architecture and performance, the system is suitable in highly demanding photon counting applications based on SPAD arrays, as well as in many other scientific experiments. Moreover, the collected counting results are both real-time processed and transmitted over a high-speed IEEE 1394 serial link. The same link is used to remotely set up and control the entire acquisition process, thus giving the system a even higher degree of flexibility. Finally, a theoretical model of general use which immediately provides the overall system performance is described. The model is then validated by the reported experimental results.

Repository staff only actions